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A proposed integrated circuit based
on quantum-dot cellular automata (QCA)
would function as a bit-serial adder. This
circuit would serve as a prototype build-
ing block for demonstrating the feasibili-
ty of quantum-dots computing and for
the further development of increasingly
complex and increasingly capable quan-
tum-dots computing circuits. QCA-
based bit-serial adders would be espe-
cially useful in that they would enable the
development of highly parallel and sys-
tolic processors for implementing fast
Fourier, cosine, Hartley, and wavelet
transforms.
The proposed circuit would comple-
ment the QCA-based circuits described
in “Implementing Permutation Matrices
by Use of Quantum Dots” (NPO-20801),
NASA Tech Briefs, Vol. 25, No. 10
(October 2001), page 42 and “Compact
Interconnection Networks Based on
Quantum Dots” (NPO-20855), which
appears elsewhere in this issue. Those
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lines cross a given output line, only one
input line is allowed to put a signal on that
output line; in other words, the connec-
tions between the other input lines and
the given output line are required to be of
high impedance in order to block signals.
Figure 2 depicts a proposed QCA-
based crosspoint switch and a 3 × 3
crossbar network. The crosspoint switch
would contain several branched QCA
subarrays excited by suitably phased
clock signals, and one of the quantum
cellular automatons would serve as a
control switch. The input signal Ii would
propagate toward the output line along
one branch and, by suitable clocking and
coupling, would be converted to another
signal, If, propagating toward the output
line along another branch. The applica-
tion of a “0” signal to the control switch
would cause Ii and If to be of the same
state (both 0 or both 1), thereby causing
the signal Ii to be coupled onto the output
line; in effect, the crosspoint switch would
be in a low-impedance state. On the
other hand, the application of a “1” signal
to the control switch would cause If to be
the opposite of Ii, thereby preventing cou-
pling of either Ii or If onto the output line;
in effect, the crosspoint switch would be
in a high-impedance state.
This work was done by Amir Fijany,
Nikzad Toomarian, Katayoon Modarress,
and Matthew Spotnitz of Caltech for
NASA’s Jet Propulsion Laboratory. For
further information, access the Technical
Support Package (TSP) free on-line at
www.nasatech.com.
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InAs quantum-dot lasers that feature
distributed feedback and lateral evanes-
cent-wave coupling have been demon-
strated in operation at a wavelength of 1.3
µm. These lasers are prototypes of optical-
communication oscillators that are required
to be capable of stable single-frequency,
single-spatial-mode operation.
A laser of this type (see figure) includes
an active layer that comprises multiple
stacks of InAs quantum dots embed-
ded within InGaAs quantum wells.
Distributed feedback is provided by grat-
ings formed on both sides of a ridge by
electron lithography and reactive-ion etch-
ing on the surfaces of an AlGaAs/GaAs
waveguide. The lateral evanescent-
wave coupling between the gratings
and the wave propagating in the wave-
guide is strong enough to ensure opera-
tion at a single frequency, and the
waveguide is thick enough to sustain a
stable single spatial mode.
In tests, the lasers were found to emit
continuous-wave radiation at temperatures
up to about 90 °C. Side modes were found
to be suppressed by more than 30 dB.
This work was done by Yueming Qui,
Pawan Gogna, Richard Muller, Paul
Maker, and Daniel Wilson of Caltech and
Andreas Stintz and Luke Lester of the
University of New Mexico for NASA’s Jet
Propulsion Laboratory. For further
information, access the Technical
Support Package (TSP) free on-line at
www.nasatech.com.
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articles described the limitations of very-
large-scale integrated (VLSI) circuitry
and the major potential advantage
afforded by QCA. To recapitulate: In a
VLSI circuit, signal paths that are
required not to interact with each other
must not cross in the same plane. In
contrast, for reasons too complex to
describe in the limited space available
for this article, suitably designed and
operated QCA-based signal paths that
are required not to interact with each
other can nevertheless be allowed to
cross each other in the same plane with-
out adverse effect. In principle, this char-
acteristic could be exploited to design
compact, coplanar, simple (relative to
VLSI) QCA-based networks to imple-
ment complex, advanced interconnec-
tion schemes.
To enable a meaningful description of
the proposed bit-serial adder, it is neces-
sary to further recapitulate the description
of a quantum-dot cellular automation
from the first-mentioned prior article: A
quantum-dot cellular automaton contains
four quantum dots positioned at the cor-
ners of a square cell. The cell contains
two extra mobile electrons that can tun-
nel (in the quantum-mechanical sense)
between neighboring dots within the cell.
The Coulomb repulsion between the two
electrons tends to make them occupy
antipodal dots in the cell. For an isolated
cell, there are two energetically equivalent
arrangements (denoted polarization
states) of the extra electrons. The cell
polarization is used to encode binary
information. Because the polarization of a
nonisolated cell depends on Coulomb-
repulsion interactions with neighboring
cells, universal logic gates and binary
wires could be constructed, in principle,
by arraying QCA of suitable design in suit-
able patterns.
Again, for reasons too complex to
describe here, in order to ensure accu-
racy and timeliness of the output of a
QCA array, it is necessary to resort to an
adiabatic switching scheme in which the
QCA array is divided into subarrays,
each controlled by a different phase of a
multiphase clock signal. In this scheme,
each subarray is given time to perform
its computation, then its state is frozen
by raising its interdot potential barriers
and its output is fed as the input to the
successor subarray. The successor sub-
array is kept in an unpolarized state so it
does not influence the calculation of pre-
ceding subarray. Such a clocking
scheme is consistent with pipeline com-
putation in the sense that each different
subarray can perform a different part of
an overall computation. In other words,
QCA arrays are inherently suitable for
pipeline and, moreover, systolic compu-
tations. This sequential or pipeline
aspect of QCA would be utilized in the
proposed bit-serial adders.
The design of the proposed bit-serial
adder incorporates a two-step innova-
tion: (1) the design of an efficient QCA-
based circuit that would function as a full
adder, and (2) the design of QCA-based
feedback loop with proper clocking that
would enable the full adder to perform
bit-serial addition. The full adder (see
Figure 1) would contain three inverter
gates and five majority gates. Given two
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Figure 1. A Full Adder would be made of majority gates, inverters, and binary wires that would,
in turn, be made of suitably arrayed quantum-dot cellular automata.
input bits (A and B) and one previous
carry bit (Ci–1), this circuit would gener-
ate a sum bit (S) and a new carry bit (Ci).
A bit-serial adder would perform the
addition operation on two sequences of
input bits (ai and bi for i = 1 to n) to gen-
erate a sequence of sum bits (Si for i = 1
to n + 1). To be able to perform the addi-
tion operation, the adder would have to
be capable of storing the intermediate
carry bits. A feedback loop could be
used to effect such storage.
Figure 2 schematically depicts a bit-
serial adder containing three majority
gates and two inverter gates. This circuit
could, optionally, be used as a full adder,
in which role it would be more efficient,
relative to the adder of Figure 1, in that it
would contain fewer gates. The main
advantage of the circuit of Figure 2 is
that by use of suitable multiphase clock-
ing, one could cause part of the circuit
to act as a feedback loop for temporary
storage of intermediate carry bits, thus
enabling bit-serial addition. The ability of
this circuit to perform bit-serial addition
has been verified by computer simula-
tion. However, several obstacles to
practical implementation of a QCA-
based bit-serial adder that could func-
tion without error at room temperature
must still be overcome.
This work was done by Amir Fijany,
Nikzad Toomarian, Katayoon Modarress,
and Matthew Spotnitz of Caltech for
NASA’s Jet Propulsion Laboratory.
For further information, access the
Technical Support Package (TSP) free
on-line at www.nasatech.com.
NPO-20869
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Figure 1. A Full Adder would be made of majority gates, inverters, and binary wires that would,
in turn, be made of suitably arrayed quantum-dot cellular automata.
